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1 Introduction
In this paper, we extend Nisan’s breakthrough derandomization result that BPHL ⊆ SC2 [11] to bounded
error probabilistic complexity classes based on auxiliary pushdown automata. (Here, BPHL is the class of
languages accepted by logarithmic space, polynomial time two-sided bounded-error probabilistic Turing
machines and SC2 is the class of languages accepted by logarithmic squared space, polynomial time deter-
ministic Turing machines.) In particular, we show that any logarithmic space, polynomial time two-sided
bounded-error probabilistic auxiliary pushdown automaton (the corresponding complexity class is denoted
by BPHLOGCFL) can be simulated by an SC2 machine. This derandomization result improves a classical
result by Cook [7] that LOGDCFL ⊆ SC2 since LOGDCFL is contained in BPHLOGCFL. We also present a
simple circuit-based proof that BPHLOGCFL is in NC2.
An auxiliary pushdown automaton (AuxPDA) is a multi-tape Turing machine with a two-way read-
only input tape, a pushdown tape, and one or more work tapes. See [6] for a formal definition. Space on
an AuxPDA is the space used on the work tapes without counting the space on the pushdown tape. It
is well known [18, 19, 14] that nondeterministic AuxPDAs (NAuxPDA) that are simultaneously O(log n)
space bounded and polynomial time bounded accept exactly the class of languages log-space reducible to
context-free languages and such deterministic AuxPDAs (DAuxPDA) accept exactly the class of languages
log-space reducible to deterministic context-free languages. Just as NAuxPDAs are a natural generaliza-
tion of nondeterministic space machines, the probabilistic classes considered in this paper are a natural
generalization of the much studied logarithmic space bounded probabilistic classes. Macarie and Ogi-
hara [8] considered unbounded error classes based on, among other pushdown models, auxiliary pushdown
automata. Our focus in this paper is on bounded error classes based on auxiliary pushdown automata.
For our proof, we generalize many of the key features of the proofs in Nisan’s work on derandomization
of space bounded computations [10, 11]. The generalizations of the pseudorandom generator (section 5.2)
and the hash mixing lemma (section 3.4) may themselves be of independent interest. Also of independent
interest are the different types of matrix products introduced in this paper (section 5.1.2) to capture the
computations of probabilistic AuxPDAs analogous to matrix powering that captures the computations of
probabilistic space bounded machines.
Nisan’s derandomization result implicitly uses the fact that a directed path in a directed graph can be
uniquely partitioned into two equal length sub-paths to recursively verify the computations of a probabilistic
log space machine. In the case of NAuxPDAs Vinay [20] and Neidermeier and Rossmanith [9], in proving a
parsimonious simulation of space and time-bounded NAuxPDA classes by circuits, have shown the existence
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of unique balanced partitions of certain kinds of computation paths (called realizable computations, in
particular accepting computations) of surface configurations of NAuxPDAs. In this paper, we use the
partition proposed by Neidermeier and Rossmanith [9]. Such a balanced partition of a path gives rise to
three sub-paths. This necessitates the generalization of the pseudorandom generator used by Nisan [10, 11].
In the case of probabilistic space-bounded machines considered by Nisan [11], the partition of a computation
path into two sub-paths makes it possible to express the computations of such a machine in terms of the
product of two appropriate matrices which is used in the correctness proof of the derandomization result.
But, in the case of NAuxPDAs the sub-paths of a computation path are of two different types, standard
paths and paths with gaps, which gives rise to different types of matrix products as defined in section 5.1.2.
Our derandomization result also critically uses the classical result by Cook [7] showing that LOGDCFL is
in SC2.
The power of Nisan’s derandomization result was demonstrated by Sivakumar [17] who showed that
derandomizations of a number of well known randomized algorithms directly follow from Nisan’s result.
We believe that our generalization will make it possible to obtain derandomizations of a more general class
of randomized algorithms. Building on Nisan’s derandomization result [11], Saks and Zhou [16] show that
BPHL ⊆ DSPACE(log3/2n). One of the questions raised by our work is whether such a result can be shown
for BPHLOGCFL. (Note that the class BPHLOGCFL can be shown to be in DSPACE(log2n) as in the case
of BPHL.) We identify a number of such questions in section 6.1.
2 The Model
2.1 Auxiliary pushdown automata
We will assume that an AuxPDA accepts with its stack empty and halts on all computations. For a
NAuxPDA we will further assume that: (a) every move has exactly two immediate successors; (b) there
is a unique accepting configuration (assuming an empty pushdown, an empty work-tape, a fixed position
for all tape heads, and a unique final accepting state); (c) every computation path in the NAuxPDA is a
simple path (achieved by including a time component with each configuration); (d) the NAuxPDA pushes
or pops a symbol in each move; and (e) all computation paths have the same length.
Realizable Pairs of Surface Configurations: Define a surface configuration of an AuxPDA on an
input w to be: the state, contents and head positions of the work tape, the head position of the input tape,
the topmost symbol of the stack, stack height, and a time component. The time component in the initial
surface configuration is 0 and the time component in the final surface configuration is t(n), the running
time of the machine. If the machine moves from a surface configuration A whose time component is tA to
a surface configuration B, then the time component tB included in B is tA + 1. Note that for a space
S(n) bounded AuxPDA, its surface configurations take only O(S(n)) space. In the rest of the paper, we
will refer to surface configurations as configurations.
For an input w, a pair of configurations (A,B) is realizable if the AuxPDA can move from A to B
ending with its stack at the same height as in A, and without popping its stack below its level in B at any
point in this computation. An AuxPDA M accepts an input w iff there is a realizable pair (P0, Qa), where
P0 is the initial configuration and Qa is the unique accepting configuration.
2.2 Probabilistic AuxPDA
A NAuxPDA M is said to be a probabilistic AUXPDA (PAuxPDA) if its each move is considered as
a random move with each possible next move assumed to have equal probability. The probability of a
computation path is the product of the probabilities associated with the random moves along the path.
Given an input w, the probability of acceptance by M , denoted by pM (w), is the sum over all accepting
computation paths P of the the probability associated with P .
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We concern ourselves with PAuxPDAs that are simultaneously O(log n) space bounded and polynomial
time bounded. Using the convention in [15], we will say that these are machines that halt absolutely. (Our
results can be generalized in a natural way to PAuxPDAs that are simultaneously O(S(n)) ≥ log n space
bounded and 2O(S(n)) time bounded, where S(n) is space-constructible.)
2.2.1 Verifier characterization
Analogous to the case of space-bounded probabilistic machines that halt absolutely, PAuxPDAs that halt
absolutely can be characterized using a DAuxPDA verifier that has read-once access to a polynomial
number of random bits.
Let M be a p(n) time bounded PAuxPDA, where p(n) is a polynomial. Let t = p(n).
The verifier is a logarithmic space polynomial time DAuxPDA VM that uses an auxiliary read-only
one-way tape containing a string of random bits r.
Any configuration C of M is of the form 〈CV , i〉 where CV is a configuration of VM and i the head
position on the auxiliary tape containing the random bits. The initial configuration of M on an input w
is 〈P0, 1〉, where P0 is the initial configuration of VM on input w and the unique accepting configuration of
M is 〈Qa, t〉, where Qa with an empty stack is the unique accepting configuration of VM .
On input w, VM simulates M as follows:
Step 0: Write t on a work tape, CLOCK.
Step 1: Push a bottom marker Z onto the stack. Simulate M on x starting from the initial configuration
P0 using the bits of r as the guide. For every step of M decrement CLOCK. If the configuration reached
is Qa and the stack has only bottom marker Z then accept. If the CLOCK becomes 0 then reject if either
Qa is not reached or the stack top is not Z. If M pushes a symbol, VM also pushes the same symbol. If
M pops a symbol, VM pops as well; if the symbol popped is Z then M rejects.
In this paper, we will assume such a verifier formulation of probabilistic AuxPDA.
2.3 Randomized complexity classes based on PauxPDA
We define bounded-error complexity classes based on the probabilistic AuxPDA model using the notation
proposed in Saks [15] as follows:
The class BPHLOGCFL is the class of all languages L such that there exists a probabilistic AuxPDA M
with space bound O(log n) and time bound polynomial such that if w ∈ L,Pr[M accepts w] ≥ 23 and
if w 6∈ L,Pr[M accepts w] ≤ 13 . The class RHLOGCFL is the one-sided version of the class BPHLOGCFL.
(The error probabilities can be made small by a standard technique of performing independent trials and
taking the majority outcome.)
The inclusions below follow by definition:
Proposition 1
RHL ⊆ RHLOGCFL ⊆ BPHLOGCFL
BPHL ⊆ BPHLOGCFL
3 Preliminaries
In this section we will present: (a) two lemmas from [9] that gives a balanced partition of a realizable
computation of an NAuxPDA (b) circuit characterizations from [9] based on these lemmas; (c) verification
of the realizability of a pair of configurations (without and with gap) using these circuits and a bit string;
and (d) a generalization of a property (referred to as hash mixing lemma) of universal family of hash
functions proved and used by Nisan in [10, 11].
3
3.1 Unique balanced partition of a computation path
Let M be an NAuxPDA and w be an input to M .
Definition 2 [9] Let P be a computation path from a configuration A to a configuration B such that
the stack height at B is the same as at A, and M does not pop its stack below its level at A along P . Then,
we say that the pair (A,B) is realizable along P .
Definition 3 [9] Let A,B,C,D be four configurations such that: (a) P1 is a computation path from
A to C in which the stack height does not go below that at A; (b) P2 is a computation path from D to B
in which the stack height does not go below that at B; (c) the stack height at A is the same as that at B
and the stack height at C is the same as that at D. Let P be the path obtained by joining P2 to P1. Then,
the pair (A,B) with gap (C,D), referred to as a pair-with-gap and denoted as (A, (C,D), B), is said to be
realizable along P .
Lemma 4 below gives a balanced partition of a computation path into three sub-paths one of which is
a path with a gap.
Lemma 4 [9] Let P be a computation path from configuration A to configuration B along which the
pair (A,B) is realizable. Then, there exist unique configurations C,D,E, F,G along P such that: (a) C is
a push configuration that pushes a symbol a onto the stack and goes to configuration E, (b) F is the first
pop configuration after E such that F pops the same symbol a and goes to G, (c) D is either B or a pop
configuration, (d) |(E,F )|, |(G,D)| ≤ |(A,B)|/2 < |(C,D)|, (e) |(C,D) = |(E,F )| + |(G,D)| + 2,
and (f) (E,F ) is realizable along the sub-path of P from E to F , (G,D) is realizable along the sub-path
of P from G to D, and the pair-with-gap (A, (C,D), B) is realizable along the path obtained by joining the
sub-path of P from A to C with the sub-path of P from D to B.
Lemma 5 below gives a balanced partition of a path with gap into three sub-paths two of which are
paths with gaps.
Lemma 5 [9] Let (A, (C,D), B) be a pair-with-gap that is realizable along a computation path P with
|(C,D)| > |(A,B)|2 . Then, there exist unique configurations C
′, D′, E′, F ′, G′ such that:
(a) C ′ is a push configuration that pushes a symbol a onto the stack and goes to E′, (b) F ′ is a pop
configuration that pops the same symbol a and goes to G′, (c) the stack heights of C ′, G′, and D′ are the
same, (d) |(C ′, D′)| = |(E′, F ′)| + |(G′, D′)| + 2, (e) |(C ′, D′) − |(C,D)| > (|(A,B)| − |(C,D)|)/2,
(f) either ( |(C ′, G′)| > |(A,B)|/2 and |(G′, D′)| < |(A,B)|/2 ) or ( |(C ′, G′)| < |(A,B)|/2 and
|(G′, D′)| > |(A,B)|/2 ), and (g) (A, (C ′, D′), B) is realizable along the path obtained by joining the
sub-path of P from A to C ′ with the sub-path of P from D′ to B.
Furthermore, one of the following two (mutually exclusive) cases is true:
If ( |(C ′, G′)| > |(A,B)|/2 and |(G′, D′)| < |(A,B)|/2 ) the gap (C,D) occurs along the segment
from E′ to F ′. In this case, |(E′, F ′)| − |(C,D)| ≤ (|(A,B)| − |(C,D)|)/2. Moreover, the pair-with-gap
(E′, (C,D), F ′) is realizable along the path obtained by joining the sub-path of P from E′ to C with the
sub-path of P from D to F ′ and the pair (G′, D′) is realizable along the sub-path of P from G′ to D′.
If ( |(C ′, G′)| < |(A,B)|/2 and |(G′, D′)| > |(A,B)|/2 ) the gap (C,D) occurs along the segment
from G′ to D′. In this case, |(G′, D′)| − |(C,D)| ≤ (|(A,B) − |(C,D)|)/2. Moreover, the pair (E′, F ′)
is realizable along the sub-path of P from E′ to F ′ and the pair-with-gap (G′, (C,D), D′) is realizable along
the path obtained by joining the sub-path of P from G′ to C with the sub-path of P from D to D′.
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3.2 Circuits using the partition lemmas
Given a pair of configurations (A,B) of a BPHL machine and a bit string r, Nisan’s result uses r to check if
a path from A to B exists. This verification implicitly uses the fact that the path can be divided into two
equal length parts and that the partition is easy to compute (the partition occurs at the middle point). In
the case of AuxPDAs, although a realizable path can be partitioned into three balanced sub-paths, these
sub-paths may not be of equal length. More importantly, it is not clear how to obtain such partitions of a
realizable path within the resource constraints. So, we make use of the parsimonious circuits constructed
in [9] to check the realizability of a pair of configurations. These circuits are described below.
Let Hq be a Boolean circuit with q input variables.
Definition: A parse-tree T of the circuit Hq is defined inductively as follows: T includes the output
gate; T includes both the immediate predecessors of any AND gate included in T ; and T includes exactly
one immediate predecessor of any OR gate included in T .
Given a truth assignment to the q input variables of Hq, an accepting parse-tree is a parse-tree in which
all the included circuit-input nodes have value one assigned to them.
Given M and w, for each pair of configurations (A,B), a log-space uniform Boolean circuit G(A,B) and
an input truth assignment is constructed in [9] such that the number of accepting parse-trees in G(A,B) is
equal to the number of realizable paths from A to B. An accepting parse-tree in G(A,B) verifies that the
pair (A,B) is realizable. A similar construction is given in [9] in the case of pairs-with-gaps as well.
Given M and w, we use the constructions in [9] to obtain circuits for the verifier VM on input w as
described below. Let t be the running time of M on input w. Let n be the number of configurations of M
on w. Assume that t = n. Let K = log2t.
3.2.1 Circuits for pairs without gaps
A recursive construction of the circuit G(A,B) for verifying that a pair of configurations (A,B), with the
stack height of A the same as that of B, is described below. We assume that |(A,B)| > m. Let 2q be the
smallest power of 2 such that m2q ≥ |(A,B)|.
The OR gates in the circuit are labeled as 〈A,B, d,OR〉, where A and B are configurations, and d is
the depth of the gate. The AND gates in the circuit are labeled as 〈C,E, F,G,D, d,AND〉, where C,E, F,G
and D are configurations, and d is the depth of the gate.
The output of the circuit is labeled 〈A,B, q,OR〉. An OR gate labeled as 〈A,B, d,OR〉 has as inputs
AND gates labeled as 〈C,E, F,G,D, d,AND〉, where C,E, F,G, and D are configurations of VM . The fan-in
of an OR gate is t5.
Consider an AND gate 〈C,E, F,G,D, d,AND〉. If the configurations C,E, F,G,D do not satisfy the
following conditions of the partition lemma then the AND gate has a single input with value 0:
• |(E,F )| + |(G,D)| = |(C,D)| − 2,
• |(E,F )|, |(G,D)| ≤ |(A,B)|2 < |(C,D)|,
• C is a push configuration,
• F is a pop configuration, and
• D is either a pop configuration or B.
If the configurations C,E, F,G,D satisfy the above stated conditions of the partition lemma then the
AND gate has the following four inputs:
• an OR gate labeled 〈A, (C,D), B, d− 1,OR〉, which is the output of the circuit G(A,(C,D),B),
• a non-constant circuit-input labeled 〈C,E, F,G, input〉,
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• an OR gate labeled 〈E,F, d− 1,OR〉, which is the output of the circuit G(E,F ) and
• an OR gate labeled 〈G,D, d− 1,OR〉 which is the output of the circuit G(G,D).
3.2.2 Circuits for pairs with gaps
A recursive construction of the circuit G(A,(C,D),B) for verifying that a pair-with-gap (A, (C,D), B) is
realizable is described below. We assume that the stack height of A is the same as that of B and the stack
height of C is the same as that of D, and that |(A, (C,D), B)| > m. Let 2q be the smallest power of 2
such that m2q ≥ |(A,B)| − |(C,D)|.
The output of the circuit is labeled 〈A,B,C,D, q,OR〉. The OR gates in the circuit are labeled as
〈A,B,C,D, d,OR〉, where A, B, C, and D are configurations, and d is the depth of the gate. The AND
gates in the circuit are labeled as 〈C ′, E′, F ′, G′, D′, d,AND〉, where C ′, E′, F ′, G′ and D′ are configurations,
and d is the depth of the gate.
An OR gate labeled as 〈A,B,C,D, d,OR〉 has as inputs AND gates labeled as 〈C ′, E′, F ′, G′, D′, d,AND〉,
where C ′, E′, F ′, G′, and D are configurations of VM . The fan-in of an OR gate is t5.
Consider an AND gate 〈C ′, E′, F ′, G′, D′, d,AND〉. If the configurations (C ′, E′, F ′, G′, D′) do not satisfy
the following conditions of the partition lemma then the AND gate has a single input with value 0.
• |(C ′, D′)| = |(E′, F ′)| + |(G′, D′)| + 2,
• |(C ′, D′)| − |(C,D)| > (|(A,B)| − |(C,D)|)/2,
• C ′ is a push configuration,
• F ′ is a pop configuration, and
• D′ is either a pop configuration or B.
If the configurations (C ′, E′, F ′, G′, D′) satisfy the above conditions of the partition lemma then the
inputs to this AND gate are determined as follows:
• If (|(C ′, G′)| > |(A,B)|/2 and |(G′, D′)| < |(A,B)|/2) then the inputs are:
– an OR gate labeled 〈A, (C ′, D′), B, d− 1,OR〉 which is the output of the circuit G(A,(C′,D′),B),
– a non-constant circuit-input labeled 〈C ′, E′, F ′, G′, input〉,
– an OR gate labeled 〈E′, (C,D), F ′, d−1,OR〉 which is the output of the circuit G(E′,(C,D),F ), and
– an OR gate labeled 〈G′, D′, d− 1,OR〉 which is the output of the circuit G(G′,D′).
• If (|(C ′, G′)| < |(A,B)|/2 and |(G′, D′)| > |(A,B)|/2) then the inputs are:
– an OR gate labeled 〈A, (C ′, D′), B, d− 1,OR〉 which is the output of the circuit G(A,(C′,D′),B),
– a non-constant circuit-input labeled 〈C ′, E′, F ′, G′, input〉,
– an OR gate labeled 〈E′, F ′, d− 1,OR〉 which is the output of the circuit G(E′,F ′), and
– an OR gate labeled 〈G′, (C,D), D′, d− 1,OR〉 which is the output of the circuit G(G′,(C,D),D′).
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3.3 Verification of realizability using circuits
The realizability of a pair of configurations (A,B) of M is verified by a DAuxPDA VC using a pseudo-
random bit string r of appropriate length as described below.
If |(A,B)| ≤ m, |r| = m, the verifier VC checks the realizability of the pair (A,B) directly using the
bit string r.
Suppose |(A,B)| > m. Let G(A,B) be the circuit corresponding to the pair (A,B) of configurations
of V . Let 2q be the smallest power of 2 such that m2q ≥ |(A,B)|. Let r be a bit string of length
≥ (4
s+1 − 1)m
3 for q ≤ s ≤ K. Note that r = x ◦ r0 ◦ r1 ◦ r2 ◦ r3, where |x| = m and
|ri| = (4
s − 1)m
3 for i = 1, 2, 3.
The output gate of G(A,B) is an OR gate labeled as 〈A,B, q,OR〉 whose inputs are AND gates labeled as
〈C,E, F,G,D, d,AND〉. The verifier VC evaluates the circuit G(A,B) using the recursive procedure described
below. Given an OR gate 〈A,B, d,OR〉, this procedure accepts if and only if the pair (A,B) is realizable.
Step 1: Use the first 5K bits in the prefix x of r to choose an input AND gate 〈C,E, F,G,D〉 of the gate
〈A,B, d,OR〉. If the chosen AND gate has one input and it has value 0 then REJECT.
Step 2: Push the configurations C,E, F,G and D on to the stack and recursively verify that the pair-
with-gap (A, (C,D), B) is realizable using r0. If not successful then REJECT.
Step 3: Pop the next five configurations, say C,E, F,G and D, and verify that (a) M moves from C to E
pushing a symbol a using the first bit of r1 and (b) M moves from F to G popping the same symbol
a using the second bit of r1. If not successful then REJECT.
Step 4: Push the configurations G,D on to the stack. Use r2 to recursively verify that the pair of
configurations (E,F ) is realizable. If not successful then REJECT.
Step 5: Pop the next two configurations G,D, and recursively verify that (G,D) is a realizable pair using
r3. If not successful then REJECT.
Step 6: ACCEPT.
The DAuxPDA Vc uses logarithmic space and polynomial time.
The verification of the realizability of a pair-with-gap (A, (C,D), B), where A,B,C and D are configu-
rations of M on w, is done in a similar way by a DAuxPDA verifier VC using circuits and a pseudo-random
string r of appropriate length.
If |(A, (C,D), B)| ≤ m, |r| = m, the verifier VC checks the realizability of the pair-with-gap
(A, (C,D), B) directly using r.
Suppose |(A, (C,D), B)| > m. LetG(A,(C,D),B) be the circuit corresponding to the 4-tuple (A, (C,D), B).
Let 2q be the smallest power of 2 such that m2q ≥ |(A,B)| − |(C,D)|. The DAuxPDA VC uses this
circuit and a bit string r of length ≥ (4
s+1 − 1)m
3 for q ≤ s ≤ K to verify that the pair-with-gap
(A, (C,D), B) is realizable. Note that r = x ◦ r0 ◦ r1 ◦ r2 ◦ r3, where |x| = m and |ri| = (4
s − 1)m
3
for i = 1, 2, 3. As in the case of pairs without gaps, the DAuxPDA uses logarithmic space and polynomial
time which by the result of Cook [7] can be simulated by an SC2 machine.
The output gate of G(A,(C,D),B) is an OR gate labeled as 〈A,B,C,D, q,OR〉 whose inputs are AND gates
labeled as 〈C ′, E′, F ′, G′, D′, d,AND〉. Given an OR gate 〈A,B,C,D, d,OR〉, this procedure accepts if and
only if the pair-with-gap (A, (C,D), B) is realizable.
Step 1: Use the first 5K bits in the prefix x of r to choose an input AND gate 〈C ′, E′, F ′, G′, D′〉 of the
gate 〈A,B,C,D, d,OR〉. If the chosen AND gate has one input and it has value 0 then REJECT.
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Step 2: Push the configurations C,D and then the configurations C ′, E′, F ′, G′, D′ and D′ on to the stack
and recursively verify that the pair-with-gap (A, (C ′, D′), B) is realizable using r0. If not successful
then REJECT.
Step 3: Pop the next five configurations, say C ′, E′, F ′, G′, D′ and verify that (a) M moves from C ′ to
E′ pushing a symbol a using the first bit of r1 and (b) M moves from F ′ to G′ popping the same
symbol a using the second bit of r1. If not successful then REJECT.
Step 4: If (|(E′, F ′)| < |(A,B)|2 and |(G
′, D′)| > |(A,B)|2 ) then go to Step 5’ (check for gap in the second
segment).
Step 5: Pop the next two configurations, say C,D and push the two configurations G′, D′. Use r2 to
recursively verify that the pair-with-gap (E′, (C,D), F ′) is realizable. If not successful then REJECT.
Step 6: Pop the next two configurations G′, D′ and recursively verify that (G′, D′) is a realizable pair
using r3. If not successful then REJECT.
Step 7: ACCEPT.
Step 5’: Push the two configurations G′, D′. Use r2 to recursively verify that (E′, F ′) is a realizable pair.
If not successful then REJECT.
Step 6’: Pop the next four configurations, say G′, D′, C,D and recursively verify that the pair with gap
(G′, (C,D), D′) is realizable using r3. If not successful then REJECT.
Step 7’: ACCEPT.
The DAuxPDA Vc uses logarithmic space and polynomial time.
3.4 A generalized hash mixing lemma
Let H be a set of functions h : {0, 1}n → {0, 1}m.
Definition 6 ([5]) H is called a universal family of hash functions if for any x1 6= x2 ∈ {0, 1}n
and y1, y2 ∈ {0, 1}m we have that
Prh ∈ H[h(x1) = y1 and h(x2) = y2] = 2−2m.
Lemma 7 below (referred to as the hash mixing lemma) was proved by Nisan in [10] and used in [10, 11].
Lemma 7 [10, 11] Let H be a family of universal hash functions h : {0, 1}m → {0, 1}m. Let
A,B ⊂ {0, 1}m. Let θ > 0 be given. Then,




We need the following extension of the hash-mixing lemma:
Lemma 8 Let H be a family of universal hash functions h : {0, 1}m → {0, 1}m. Let k ≥ 0. For
0 ≤ i ≤ k, let Ai ⊂ {0, 1}m. Let θ > 0 be given. Then,





Proof: The proof of Lemma 8 is obtained by a straightforward adaptation of the proof of Lemma 7.
For x ∈ {0, 1}m and h1, . . . , hk ∈ H, define a random variable Yx,h1,...,hk as follows:
Yx,h1,...,hk = 1 if x ∈ A0, hi(x) ∈ Ai, (for 0 ≤ i ≤ k) and 0 otherwise.
Also, let IA(x) = 1 be the indicator function (that is, IA(x) = 1 if x ∈ A and 0 otherwise). Then,
Eh1,...,hk [Yx,h1,...,hk ] = IA0(x) ρ(A1) . . . ρ(Ak),
and, for x1, x2 ∈ {0, 1}m with x1 6= x2,
Eh1,...,hk [Yx1,h1,...,hkYx2,h1,...,hk ] = IA0(x) ρ
2(A1) . . . ρ2(Ak).





We are interested in computing
V arh1,...,hk [Zh1,...,hk ] = Eh1,...,hk [Z
2
h1,...,hk
] − E2h1,...,hk [Zh1,...,hk ],
where V arh1,...,hk [Zh1,...,hk ] is the variance of Zh1,...,hk .
Now,
E[Zh1,...,hk ] = |A0|ρ(A1) . . . ρ(Ak),
and
E[Z2h1,...,hk ] = |A0|ρ(A1) . . . ρ(Ak) + |A0|(|A0| − 1)ρ
2(A1) . . . ρ2(Ak).
Therefore,
V arh1,...,hk [Zh1,...,hk ] = |A0|ρ(A1) . . . ρ(Ak)(1 − ρ(A1) . . . ρ(Ak)).
By Chebyshev’s inequality,
Prh1,...,hk [|Zh1,...,hk − |A0|ρ(A1) . . . ρ(Ak)| ≥ 2




V arh1,...,hk [Zh1,...,hk ]
22mθ2
=












|Zh1,...,hk − |A0|ρ(A1) . . . ρ(Ak)|
2m
≥ θ] ≤ 1
2mθ2
.
The lemma follows by noting that, by definition of Zh1,...,hk and Yx,h,g,
|Zh1,...,hk − |A0|ρ(A1)...ρ(Ak)|
2m =
|Prx ∈ {0,1}m [x ∈ A0, h1(x) ∈ A1, . . . , hk(x) ∈ Ak] − ρ(A0) . . . ρ(Ak)|.
4 The Main Theorem
Theorem 9 BPHLOGCFL ⊆ SC2.
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5 Proof of the main theorem
The structure of our proof of theorem 9 is similar to Nisan’s proof that BPHL ⊆ SC2 [11].
5.1 Norms of probability matrices and their properties
5.1.1 Norms of probability matrices
The partition of a path into sub-paths of two different types (standard paths and paths with gaps) gives rise
to two types of matrices: standard matrices and gap matrices. The entry AS[A,B] of a standard matrix,
indexed by a pair of configurations with same stack height, is the probability that the pair is realizable
using a random string (either pure or pseudorandom string). The entry AG[A, (C,D), B] of a gap matrix,
indexed by a quadruple of configurations A,B,C,D, where A,B have the same stack height and C,D have
the same stack height, is the probability that the pair-with-gap (A, (C,D), B) is realizable using a random
string (either pure or pseudorandom string).





Now, we define the norm of a gap matrix. Let APGU denote a probability matrix whose entry
APGU [A,B], where A,B is a pair of configurations with the stack height of A at most that of B, is
the probability that configuration B is reachable from configuration A with the stack height not going
below that at A. Let APGL denote a probability matrix whose entry APGL[A,B], where A,B is a pair
of configurations with the stack height of B at most that of A, is the probability that configuration B is
reachable from configuration A with the stack height not going below that at B.
We will refer to the APGU and APGL matrices (whose entries are probabilities for reachability) as
reachable-standard matrices to distinguish them from standard matrices (whose entries are probabilities
for realizability).









The entries of the gap matrix AG, indexed by four configurations A,B,C,D such that the stack height
of A and B are the same and the stack height of C and D are the same, can be expressed in terms of the
the entries of the two reachable-standard matrices APGL and APGU as follows:
AG[A, (C,D), B] = APGU [A,C]APGL[D,B].
Hence, the gap matrix AG can be viewed as the tensor product of the two reachable-standard matrices:
AG = APGU ⊗ APGL.
Now, for probability matrices A, and B, ||A ⊗ B|| ≤ ||A|| ||B||. Therefore, we have the following
definition for the norm of the gap matrix AG:









5.1.2 Products of standard and gap matrices and their norms
The correctness argument for the algorithms that verify the realizability of a pair of configurations involves
(see Lemma 25) five different types of products using standard-matrices and gap-matrices. In this section,
we define these product types and show that, for each of these products, the norm of the product of two
matrices is at most the product of the norms of the matrices.
(The proof of Lemma 25 also uses the facts that the norm of the sum of two gap matrices (and the
sum of two standard matrices) is at most the sum of the norms of the matrices.)
Product of a standard matrix with a standard matrix - extension type: Let AS and BS be
standard matrices. The standard product ⊗1 defined below (representing the standard path obtained by
extending a standard path by a standard path) results in a standard matrix CS with entries:




Since (AS ⊗1 BS)[A,B] is a standard-matrix, its norm is:














Product of a gap matrix with a standard matrix - gap-filling type: Let AG be a gap matrix
and BS be a standard matrix. The product ⊗2 defined below (representing the standard path obtained by
filling the gap in a gap-path by a standard path) results in a standard matrix CS with entries:




Since (AG ⊗2 BS)[A,B] is a standard matrix, its norm is:





















Product of a gap matrix with a standard matrix - extension type: Let AG be a gap matrix
and BS be a standard matrix. The product ⊗3 defined below (representing the gap-path obtained by
extending a gap-path by a standard path) results in a gap matrix CG with entries:




Since (AG ⊗3 BS)[A, (C,D), B] is a gap-matrix, its norm is:
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= ||AG|| ||BS ||.
Product of a standard matrix with a gap matrix - extension type: Let AS be a standard
matrix and BG be a gap matrix. The product ⊗4 defined below (representing the gap-path obtained by
extending a standard path by a gap path) results in a gap matrix CG with entries:




Since (AS ⊗4 BG)[A, (C,D), B] is a gap-matrix, its norm is:




















Product of a gap matrix with a gap matrix - gap-filling type: Let AG and BG be gap matrices.
The product ⊗5 defined below (representing the gap-path obtained by filling the gap in a gap-path by a
gap-path) results in a gap matrix CG with entries:
(AG ⊗5 BG)[A, (C,D), B] =
∑
C′,D′
AG[A, (C ′, D′), B].BG[C ′, (C,D), D′]
Since (AG ⊗5 BG)[A, (C,D), B] is a gap-matrix, its norm is:





























BG[C ′, (C,D), D′])
= ||AG|| ||BG||.
5.2 The Pseudorandom Generator
We begin by extending the generator defined by Nisan [10, 11]. This extension is to take care of the division
of the verification of realizability into three parts (rather than two parts as in Nisan [11]).
Notation: For each i = 1, 2, 3, let hi1..k denote k functions 〈hi1, . . . , hik〉 ∈ Hk.
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Definition 12 Let m be an integer. Let H be a universal family of hash functions from {0, 1}m to
{0, 1}m. For k ≥ 0, define the generator Gk : {0, 1}m × H3k → {0, 1}
(4k + 1 − 1)m
3 . recursively as
follows:
G0(x) = x
Gk(x : h11..k; h21..k; h31..k) = x ◦ Gk−1(x : h11..k−1; h21..k−1; h31..k−1)
◦ Gk−1(h1k(x) : h11..k−1; h21..k−1; h31..k−1)
◦ Gk−1(h2k(x) : h11..k−1; h21..k−1; h31..k−1)
◦ Gk−1(h3k(x) : h11..k−1; h21..k−1; h31..k−1).
5.3 Notations
5.3.1 Definitions for the case of pseudorandom strings
Definition 13 For k ≥ 0, let PSk 〈h11..k; h21..k; h31..k〉[A,B] be the probability that Gk(x : h11..k; h21..k; h31..k),
for x chosen uniformly at random from {0, 1}m, verifies that a pair of configurations (A,B) is realizable.





1..k), for x chosen uniformly at random from {0, 1}m, verifies that a pair-with-gap (A, (C,D), B)
is realizable.
Definition 15 For every quadruple of configurations (C,E, F,G), where C is a push configuration and
F is a pop configuration, for k ≥ 0, let PSGk 〈h11..k; h21..k; h31..k〉[C, (E,F ), G] be the probability that
Gk(x : h11..k; h21..k; h31..k) for x chosen uniformly at random from {0, 1}m, verifies that:
• C pushes a symbol a and goes to E, and
• F pops the same symbol a and goes to G
Note that the verification used in Definition 15 is a special case of the verification that a pair-with-gap
is realizable.
(On the right-hand side of the following definitions, we omit the use of the hash functions to reduce
clutter. The hash functions used for the probabaility matrices on both sides of the defintion are the same.)




1..k−1 ∈ H3k let
PS4k−1〈h11..k−1; h21..k−1; h31..k−1〉[A,B] =∑
C,E,F,G,D PGk−1[A, (C,D), B] PSGk−1[C, (E,F ), G] PSk−1[E,F ] PSk−1[G,D].






PG4k−1〈h11..k−1; h21..k−1; h31..k−1〉[A, (C,D), B] =∑
C′,E′,F ′,G′,D′ PGk−1[A, (C
′, D′), B] PSGk−1[C ′, (E′, F ′), G′] PGk−1[E′, (C,D), F ′] PSk[G′, D′]
+
∑
C′,E′,F ′,G′,D′ PGk−1[A, (C
′, D′), B] PSGk−1[C ′, (E′, F ′), G′] PSk−1[C ′, G′] PGk[G′, (C,D), D′].
NOTE: Using the notations for matrix products introduced in section 5.1.2, we can write PS4k−1[A,B]
and PG4k−1[A,B] as follows (we have omitted the use of the hash functions in the notations for these
probability matrices):
PS4k−1[A,B] = (PGk−1 ⊗2 ((PSGk−1 ⊗2 PSk−1) ⊗1 PSk−1))[A,B].
PG4k−1[A, (C,D), B] = (PGk−1 ⊗5 ((PSGk−1 ⊗5 PGk−1) ⊗3 PSk−1)
+ PGk−1 ⊗5 ((PSGk−1 ⊗2 PSk−1) ⊗4 PGk−1))[A, (C,D), B].
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5.3.2 Definitions for the case of pure random strings
Definition 18 Let RS[A,B] be the probability that x chosen at random from {0, 1}|(A,B)| verifies that
the pair of configurations (A,B) is realizable.
Definition 19 Let RG[A, (C,D), B] be the probability that x chosen at random from {0, 1}|(A,B)| −|(C,D)|
verifies that the pair-with-gap (A, (C,D), B) is realizable.
Definition 20 For every quadruple of configurations (C,E, F,G), where C is a push configuration and
F is a pop configuration, let RSG[C, (E,F ), G] be the probability that x chosen at random from {0, 1}2
verifies that:
• C pushes a symbol a and goes to E, and
• F pops the same symbol a and goes to G
NOTE: Using the notations for matrix products introduced in section 5.1.2, we can write RS[A,B] as
follows:
RS[A,B] = (RG ⊗2 ((RSG ⊗2 RS) ⊗1 RS))[A,B].
NOTE: For every quadruple of configurations (C,E, F,G), where C is a push configuration and F is
a pop configuration, for all k ≥ 0, and all h11..k, h21..k, h31..k ∈ H3k,
PSGk 〈h11..k; h21..k; h31..k〉[C, (E,F ), G] = RSG[C, (E,F ), G].
5.4 A generalization of theorem 9
The main theorem (Theorem 9) follows as an easy consequence of the more general derandomization result
below.
Theorem 21 Let M be a BPHLOGCFL machine and w be an input to M . Let ε > 0 be a rational





1..K ∈ H3K and PSK〈h11..K ; h21..K ; h31..K〉[A,B] such that:
|PSK〈h11..K ; h21..K ; h31..K〉[A,B] − RSK [A,B]| ≤ ε.
5.5 δ-goodness and the existence of δ-good hash functions
Definition 22 Let k ≥ 1. A triple 〈h1k, h2k, h3k〉 ∈ H3 is δ − good for h11..k−1, h21..k−1, h31..k−1 if it
satisfies the following two conditions:
1. ||PSk 〈h11..k; h21..k; h31..k〉 − PS4k−1 〈h11..k−1; h21..k−1; h31..k−1〉|| ≤ δ, and
2. ||PGk 〈h11..k; h21..k; h31..k〉 − PG4k−1〈h11..k−1; h21..k−1; h31..k−1〉|| ≤ δ.
The claim below asserts the existence of good hash functions:
Claim 23 Let n be the number of configurations of M on input w. Let δ > 0 be a rational number.
Let m = 5 + 23log2n − 2log2δ. For any sequence of functions h11..k−1, h21..k−1, h31..k−1 in H, there
exists a triple 〈h1k, h2k, h3k〉 ∈ H3 such that:
1. For every pair of configurations A,B,





2. For every quadruple of configurations A,B,C,D,




Proof of Claim: Notations
For a set A ⊆ {0, 1}m, let ρ(A) = |A|2m . Define the following sets:
AS(A,B) is the set of all x ∈ {0, 1}m such that Gk−1(x : h11..k−1; h21..k−1; h31..k−1) verifies that the pair
(A,B) is realizable.
ASG(C,(E,F ),G), where C is a push configuration and F is a pop configuration, is the set of all x ∈ {0, 1}m
such that Gk−1(x : h11..k−1; h21..k−1; h31..k−1) verifies that C pushes a symbol a and goes to E and F pops
the same symbol a and goes to G. (Note that the definition of ASG is a special case of the definition of AG
below.)
AG(A,(C,D),B) is the set of all x ∈ {0, 1}m such that Gk−1(x : h11..k−1; h21..k−1; h31..k−1) verifies that the
pair-with-gap (A, (C,D), B) is realizable.
Using these sets it follows that:
PSk 〈h11..k−1, h1; h21..k−1, h2; h31..k−1, h3〉[A,B] =
∑
C,E,F,G,D
Prx[x ∈ AG(A,(C,D),B), h1(x) ∈ ASG(C,(E,F ),G), h2(x) ∈ AS(E,F ), h3(x) ∈ AS(G,D)].
PGk 〈h11..k−1, h1; h21..k−1, h2; h31..k−1, h3〉[A, (C,D), B] =
∑
C′,E′,F ′,G′
(Prx[x ∈ AG(A,(C′,D′),B), h1(x) ∈ ASG(C′,(E′,F ′),G′), h2(x) ∈ AG(E′,(C,D),F ′), h3(x) ∈ AS(G′,D′)]
+ Prx[x ∈ AG(A,(C′,D′),B), h1(x) ∈ ASG(C′,(E′,F ′),G′), h2(x) ∈ AS(E′,F ′), h3(x) ∈ AG(G′,(C,D),D′)]).
PS4k−1 〈h11..k−1; h21..k−1; h31..k−1〉[A,B] =∑
C,E,F,G,D Prx[x ∈ AG(A,(C,D),B)]Prx[x ∈ ASG(C,(E,F ),G)]Prx[x ∈ AS(E,F )]Prx[x ∈ AS(G,D)]
=
∑
C,E,F,G,D ρ(AG(A,(C,D),B))ρ(ASG(C,(E,F ),G)) ρ(AS(E,F )) ρ(AS(G,D)).
PG4k−1〈h11..k−1; h21..k−1; h31..k−1〉[A, (C,D), B] =
∑
C′,E′,G′,D′
(Prx[x ∈ AG(A,(C′,D′),B)]Prx[x ∈ ASG(C′,(E′,F ′),G′)]Prx[x ∈ AG(E′,(C,D),F ′)]Prx[x ∈ AS(G′,D′)]
+ Prx[x ∈ AG(A,(C′,D′),B)]Prx[x ∈ ASG(C′,(E′,F ′),G′)]Prx[x ∈ AS(E′,F ′)]Prx[x ∈ AG(G′,(C,D),D′)])
=
∑
C′,E′,F ′,D′(ρ(AG(A,(C′,D′),B))ρ(ASG(C′,(E′,F ′),G′))ρ(ASG(E′,(C,D),F ′))ρ(AS(G′,D′))
+ ρ(AG(A,(C′,D′),B))ρ(ASG(C′,(E′,F ′),G′))ρ(AS(E′,F ′))ρ(AG(G′,(C,D),D′))).
Proof of Claim - Inequality 1:
Given a pair of configurations A,B, fix the configurations C,E, F,G,D. By Lemma 8, if a triple




|Prx[x ∈ AG(A,(C,D),B), h1(x) ∈ ASG(C,(E,F ),G), h2(x) ∈ AS(E,F ), h3(x) ∈ AS(G,D)] −
ρ(AG(A,(C,D),B)) ρ(ASG(C,(E,F ),G)) ρ(AS(E,F )) ρ(AS(G,D))| ≤
δ
2n7






since m = 5 + 23 log2 n− 2 log2 δ.)
By an averaging argument, for at least 78 of the triples 〈h
1, h2, h3〉, the above inequality holds for all
configurations A,B,C,E, F,G,D. In the left-hand-side of the inequality, the sum of the first term over all
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configurations C,E, F,G,D gives PSk 〈h11..k−1, h1; h21..k−1, h2; h31..k−1, h3〉[A,B], and the sum of the second
term over all configurations C,E, F,G,D gives PS4k−1 〈h11..k−1; h21..k−1; h31..k−1〉[A,B]. Therefore, for at
least 78 of the triples 〈h
1, h2, h3〉, the first inequality of the Claim holds for all pairs (A,B):






Call a triple 〈h1, h2, h3〉 PS-good if the first inequality of the Claim works for all pairs of configurations
(A,B).
Proof of Claim - Inequality 2 - the two cases
(Case 1) Given configurations A,B,C,D, fix configurations C ′, E′, F ′G′, D′. By Lemma 8, if a triple




|Prx[x ∈ AG(A,(C′,D′),B), h1(x) ∈ ASG(C′,(E′,F ′),G′), h2(x) ∈ AG(E′,(C,D),F ′), h3(x) ∈ AS(G′,D′)] −




By an averaging argument, for at least 78 of the triples 〈h
1, h2, h3〉, the above inequality holds for all
configurations A,B,C,D,C ′, E′, F ′, G′, D′. Call a triple 〈h1, h2, h3〉 good for Case 1 if the inequality holds
for all configurations A,B,C,D,C ′, E′, F ′, G′, D′.
(Case 2) Similar to Case 1, given configurations A,B,C,D, fix configurations C ′, E′, F ′, G′, D′. By
Lemma 8, if a triple 〈h1, h2, h3〉 is chosen uniformly at random from H3 then with probability at least
(1 − 1
8n9
) the following holds:
|Prx[x ∈ AG(A,(C′,D′),B), h1(x) ∈ ASG(C′,(E′,F ′),G′), h2(x) ∈ AS(E′,F ′), h3(x) ∈ AG(G′,(C,D),D′)] −




By an averaging argument, for at least 78 of the triples 〈h
1, h2, h3〉, the above inequality holds for all
configurations A,B,C,D,C ′, E′, F ′, G′, D′. Call a triple 〈h1, h2, h3〉 good for Case 2 if the inequality holds
for all configurations A,B,C,D,C ′, E′, F ′, G′, D′.
Proof of Claim - Inequality 2 - Combining the two Cases
By an averaging argument, at least 34 of the triples 〈h
1, h2, h3〉 are good for both cases. Consider a triple
〈h1, h2, h3〉 that is good for both cases. Fix configurations A,B,C,D,C ′, E′, F ′, G′, D′. Then, by adding
the left-hand sides of the two inequalities corresponding to Cases 1 and 2, it follows that
|Prx[x ∈ AG(A,(C′,D′),B), h1(x) ∈ ASG(C′,(E′,F ′),G′), h2(x) ∈ AG(E′,(C′,D′),F ′), h3(x) ∈ AS(G′,D′)]
+ Prx[x ∈ AG(A,(C′,D′),B), h1(x) ∈ ASG(C′,(E′,F ′),G′), h2(x) ∈ AS(E′,F ′), h3(x) ∈ AG(G′,(C,D),D′)]
− ρ(AG(A,(C′,D′),B)) ρ(ASG(C′,(E′,F ′),G′))ρ(AG(E′,(C,D),F ′)) ρ(AS(G′,D′))




In the left-hand-side of the inequality, the sum of the first term over all configurations C ′, E′, F ′, G′, D′
gives PGk 〈h11..k−1, h1; h21..k−1, h2; h31..k−1, h3〉[A, (C,D), B], and the sum of the second term over all con-




of the triples 〈h1, h2, h3〉, the second inequality of the claim holds for all (A, (C,D), B):




Call a triple 〈h1, h2, h3〉 PG-good if the second inequality of the Claim works for all quadruple of
configurations A,C,D,B.
Proof of Claim - Combining the two inequalities
Since at least 78 of the triples 〈h
1, h2, h3〉 are PS-good and at least 34 of the triples 〈h
1, h2, h3〉 are
PG-good, it follows by an averaging argument that at least 12 of the triples are both PS-good and PG-good.
5.6 The Algorithm
The algorithm described below computes the hash functions and the probability of realizability of pairs of
configurations using these hash functions.
We present the algorithm following the structure in Nisan [11]. Let t, a polynomial in |w|, be the
running time of M on input w. Let n, a polynomial in |w| be the number of configurations of M on input
w. We will assume that t = n. Let ε be a rational number. Let M ′ be the machine that simulates M on
x by executing the main program below.
Note that in procedures PSkCOMPUTE, PS4kM1COMPUTE, PGkCOMPUTE, and PG4kM1COMPUTE, the
verification of realizability is directly done using the machine M in Step 0, and the verification of realiz-
ability in the other steps are done using circuits as described in section 3.3.
5.6.1 The main program
Step 1: Define the following constants:
K = log2t; δ =
ε
8K
; m = 5 + 23log2n − 2log2 δ;
Step 2: For k = 1 . . .K do
Use Procedure FIND to get a triple 〈h1k, h2k, h3k〉 ∈ H3 that is δ − good for h11..k−1, h21..k−1, h31..k−1.
Step 3: For all configurations A,B, with the stack height of A the same as that of B do:
PSk 〈h11..k; h21..k; h31..k〉[A,B] = PSkCOMPUTE(A,B,K) using h11..k, h21..k, h31..k.
5.6.2 Procedure FIND
INPUT: k ≥ 1; hash Functions h11..k−1, h21..k−1, h31..k−1; rational number δ > 0.
OUTPUT: A triple 〈h1k, h2k, h3k〉 ∈ H3 that is δ − good for the input hash functions.




k ∈ H do
Step 1.1: For all pairs of configurations A,B with the stack height of A the same as that of B:






















If |p1 − p2| > δn2 then exit loop and go to Step 1.3.
Step 1.2: For all quadruples of configurations A,B,C,D with the stack height of A the same as that
of B and the stack height of C the same as that of D:
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If |p1 − p2| > δn2 then exit loop and go to Step 1.3.






INPUT: Configurations A,B; k ≥ 1; Hash functions h11..k; h21..k; h31..k.
OUTPUT: Probability p.
Step 0: (|(A,B)| ≤ m:)
count = 0.
For all x ∈ {0, 1}m do
Use the first |(A,B)| bits of x to verify that the pair (A,B) is realizable. If successful
count = count + 1.
(This verification can be done by an SC2 machine.)
pvalue = count2m .
Step 1: (|(A,B)| > m:) pvalue = 0.
count = 0.
For all x ∈ {0, 1}m do
Use Gk(x) to verify that (A,B) is realizable. If successful count = count + 1.
(This verification is described in section 3.3. The bits of Gk(x) are not stored but whenever
the verification DAuxPDA needs to access a random bit, it generates the bit as part of a
block of m bits using the input hash functions. One application of each hash function takes
O(m2) time and O(m) space. So, computing the next m bits takes O(km2) time and O(m)
space. Thus, the verification DAuxPDA uses logarithmic space and polynomial time. By
the result of Cook [7], this DAuxPDA can be simulated by an SC2 machine.)
pvalue = count2m .
5.6.4 Procedure PGkCOMPUTE
INPUT: Configurations A,B,C,D; k ≥ 1; Hash functions h11..k; h21..k; h31..k.
OUTPUT: Probability p.
Part 0:
Step 0: (|(A,B)| − |(C,D)| ≤ m:)
count = 0.
For all x ∈ {0, 1}m do
Use the first |(A,B)| − |(C,D)| bits of x to verify that (A, (C,D), B) is realizable. If successful
count = count + 1.
pvalue = count2m .
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Step 1: (|(A,B)| − |(C,D)| > m:)
count = 0.
For all x ∈ {0, 1}m do
Use Gk(x) to verify that (A, (C,D), B) is realizable. If successful count = count + 1.
pvalue = count2m .
5.6.5 Procedure PS4kM1COMPUTE
INPUT: Configurations A,B; k ≥ 1; Hash functions h11..k; h21..k; h31..k.
OUTPUT: Probability p.
Step 0: (|(A,B)| ≤ m:) The verification is done as in Step 0 of procedure PSkCOMPUTE.
Step 1: (|(A,B)| > m:) pvalue = 0.
Step 2: Take the next configurations C,E, F,G,D such that they satisfy the following conditions of the
partition lemma (Lemma 4):
• |(E,F )| + |(G,D)| = |(C,D)| − 2,
• |(E,F )|, |(G,D)| ≤ |(A,B)|2 < |(C,D)|,
• C is a push configuration,
• F is a pop configuration, and
• D is either a pop configuration or B.
If there are no more valid values for C,E, F,G,D then RETURN( pvalue ).
Step 3:
count = 0.
For all x ∈ {0, 1}m do
Use the string Gk−1(x) to verify that (A,B) is realizable with gap (C,D). If successful then
count = count + 1.
p1value = count2m .
count = 0.
For all x ∈ {0, 1}m do
Verify that (a) M moves from C to E pushing a symbol a using the first bit of Gk−1(x) and
(b) M moves from F to G popping the same symbol a using the second bit of Gk−1(x). If
successful then count = count + 1.
p2value = count2m .
count = 0.
For all x ∈ {0, 1}m do
Use Gk−1(x) to verify that (E,F ) is realizable. If successful then count = count + 1.
p3value = count2m .
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count = 0.
For all x ∈ {0, 1}m do
Use Gk−1(x) to verify that (G,D) is realizable. If successful then count = count + 1.
p4value = count2m .
Step 4: pvalue = pvalue + p1value ∗ p2value ∗ p3value ∗ p4value.
Step 5: Repeat from Step 2.
5.6.6 Procedure PG4kM1COMPUTE
INPUT: Configurations A,B,C,D; k ≥ 1; Hash functions h11..k; h21..k; h31..k.
OUTPUT: Probability p.
Step 0: (|(A, (C,D), B)| ≤ m:) The verification is done as in Step 0 of procedure PGkCOMPUTE.
Step 1: (|(A, (C,D), B)| > m:) pvalue = 0.
Step 2: Take the next configurations C ′, E′, F ′, G′, D′ such that they satisfy the following conditions of
the partition lemma (Lemma 4:)
• |(C ′, D′)| = |(E′, F ′)| + |(G′, D′)| + 2,
• |(C ′, D′)| − |(C,D)| > (|(A,B)| − |(C,D)|)/2,
• C ′ is a push configuration,
• F ′ is a pop configuration, and
• D′ is either a pop configuration or B.
If there are no more valid values for C ′, E′, F ′, G′, D′ then RETURN( pvalue ).
Step 3:
count = 0.
For all x ∈ {0, 1}m do
Use the string Gk−1(x) to verify that (A,B) is realizable with gap (C ′, D′). If successful then
count = count + 1.
p1value = count2m .
count = 0.
For all x ∈ {0, 1}m do
Verify that (a) M moves from C ′ to E′ pushing a symbol a using the first bit of Gk−1(x) and
(b) M moves from F ′ to G′ popping the same symbol a using the second bit of Gk−1(x). If
successful then count = count + 1.
p2value = count2m .
Step 4: If (|(E′, F ′)| < |(A,B)|2 and |(G
′, D′)| > |(A,B)|2 ) is not satisfied then do Step 5 and go to Step 6




For all x ∈ {0, 1}m do
Use Gk−1(x) to verify that (E′, (C,D), F ′) is realizable. If successful then count = count + 1.
p3value = count2m .
count = 0.
For all x ∈ {0, 1}m do
Use Gk−1(x) to verify that (G′, D′) is realizable. If successful then count = count + 1.
p4value = count2m .
Step 5’:
count = 0.
For all x ∈ {0, 1}m do
Use Gk−1(x) to verify that (E′, F ′) is realizable. If successful then count = count + 1.
p3value = count2m .
count = 0.
For all x ∈ {0, 1}m do
Use Gk−1(x) to verify that (G′, (C,D), D′) is realizable. If successful then count = count + 1.
next x.
p4value = count2m .
Step 6: pvalue = pvalue + p1value ∗ p2value ∗ p3value ∗ p4value.
Step 7: Repeat from Step 2.
5.7 Correctness of FIND
Lemma 24 Procedure FIND always returns a triple 〈h1k, h2k, h3k〉 ∈ H3 that is δ-good for h11..k−1, h21..k−1, h31..k−1.
Proof: By Claim 23, for each pair of configurations (A,B),









Again, by Claim 23, for each quadruple of configurations A,B,C,D,





||PGk〈h11..k; h21..k; h31..k〉 − PG4k−1〈h11..k−1; h21..k−1; h31..k−1〉|| ≤ δ.
21
5.8 Goodness of Approximation at Each Stage






1. ||PSk 〈h11..k; h21..k; h31..k〉 − RS|| ≤
(8k − 1)
7 δ.
2. ||PGk 〈h11..k; h21..k; h31..k〉 − RG|| ≤
(8k − 1)
7 δ.
(We omit the use of the hash functions in the notations for probability matrices in the proof of this
lemma.)
Proof of the first part: The proof is by induction on k. The claim is true when k = 0.
Now, ||PSk − RS|| ≤ ||PSk − PS4k−1|| + ||PS4k−1 − RS||.
Applying Lemma 26 with p = k − 1, q = 4, and fp = (8
p−1 − 1)δ
7 , we get,
||PS4k−1 − RS|| ≤ 4
(8k − 1 − 1)δ
7
≤ 8 (8
k − 1 − 1)δ
7
.
The first part of Lemma 25 now follows since the first summand is bounded above by δ.
Lemma 26 Consider the norm:
||M1p ×1 M2p ×2 · · ·M qp − R1p ×1 R2p ×2 · · ·Rqp||
where:
• either (M jp = PSp and Rjp = RS) or (M jp = PGp and Rjp = RG) or (M jp = PSGp and Rjp = RSG)
for all 1 ≤ j ≤ q,
• ||M jp || ≤ 1 and ||Rj || ≤ 1 for all 1 ≤ j ≤ q,
• ×1,×2, . . . ∈ {⊗1,⊗2,⊗3,⊗4,⊗5},
• expressions are suitably parenthesized based on the operations, and
• for all 1 ≤ j ≤ q, let ||M jp − Rj || ≤ fp for some function fp of p.
Then,
||M1p ×1 M2p ×2 · · ·M qp − R1 ×1 R2 ×2 · · ·Rq|| ≤ q fp.
Proof: By induction on q and using the fact that ||PSGp − RSG|| = 0 for all p. The left hand side is
≤ ||M1p ×1 M2p ×2 · · ·M qp − R1 ×1 M2p ×2 · · ·M qp || + ||R1 ×1 M2p ×2 · · ·M qp − R1 ×1 R2 ×2 · · ·Rq||
≤ ||M1p − R1|| ||M2p ×2 · · ·M qp || + ||R1|| ||M2p ×2 · · ·M qp − R2 ×2 · · ·Rq||
≤ fp + (q − 1) fp = q fp.
Proof of the second part: The proof is by induction on k. The claim is true when k = 0.
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Now, ||PGk − RG|| ≤ ||PGk − PG4k−1|| + ||PG4k−1 − RG||.
Applying Lemma 27 with p = k − 1, q = 4, and fp = (8
p − 1)δ
7 , we get:
||PG4k−1 − RG|| ≤ 8 δ
(8k − 1 − 1)δ
7
.
The second part of Lemma 25 now follows since the first summand is bounded above by δ.
Lemma 27 Consider the norm
||(M11p ×1 M12p ×2 · · ·M1qp − R11 ×1 R12 ×2 · · ·R1q)
+ (M21p ×1 M22p ×2 · · ·M2qp − R21 ×1 R22 ×2 · · ·R2q)||
where:
• either (M ijp = PSp and (Rij = RS) or (M ijp = PGp and Rij = RG) or (M ijp = PSGp and
Rij = RSG) for all 1 ≤ i ≤ 2 and 1 ≤ j ≤ q,
• ||M ijp || ≤ 1 and ||Rij || ≤ 1 for all 1 ≤ i ≤ 2 and 1 ≤ j ≤ q,
• ×1,×2, . . . ∈ {⊗1,⊗2,⊗3,⊗4,⊗5},
• expressions are suitably parenthesized based on the operations, and
• for all 1 ≤ i ≤ 2 and 1 ≤ j ≤ q, let ||M ijp − Rij || ≤ fp for some function fp of p.
Then,
||(M11p ×1 M12p ×2 · · ·M1qp − R11 ×1 R12 ×2 · · ·R1q)
+ (M21p ×1 M22p ×2 · · ·M2qp − R21 ×1 R22 ×2 · · ·R2q)|| ≤ 2q fp.
Proof:
||(M11p ×1 M12p ×2 · · ·M1qp − R11 ×1 R12 ×2 · · ·R1q)
+ (M21p ×1 M22p ×2 · · ·M2qp − R21 ×1 R22 ×2 · · ·R2q)||
≤ ||(M11p ×1 M12p ×2 · · ·M1qp − R11 ×1 R12 ×2 · · ·R1q)||
+ ||(M21p ×1 M22p ×2 · · ·M2qp − R21 ×1 R22 ×2 · · ·R2q)||
The conclusion follows since, by Lemma 26, each of the two summands above are at most q fp.
5.9 Approximation Theorem
Theorem 28 Let t, a polynomial in |w|, be the running time of M on input w. Let n, a polynomial
in |w| be the number of surface configurations of M on input w. We will assume that t = n. Let ε be a
rational number. Define: K = log2t; δ =
ε
8K
; m = 5 + 23log2n − 2log2 δ; t′ =
(4K+1 − 1)m
3 . Then,
there is a standard matrix At′ such that ||At′ − RS|| ≤ ε.
Proof It follows from Lemma 24 that, for all 1 ≤ k ≤ K, there is a triple 〈h1k, h2k, h3k〉 ∈ H that
is δ − good for h11..k−1, h21..k−1, h31..k−1. Let At′ [A,B] = PSK 〈h11..K ; h21..K ; h31..K〉[A,B] for all pairs of
surface configurations A,B. Then, by Lemma 25, we conclude that ||At′ − RS|| ≤ (8
K − 1)
7 δ ≤ ε.
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5.10 Proof of theorem 21
Let M be a BPHLOGCFL machine and w be an input to it. Let A and B be two configurations of M on
input w. The probability that (A,B) is a realizable pair is RS[A,B]. From the Approximation Theorem




1..K ∈ H3K such that PSK 〈h11..K ; h21..K ; h31..K〉[A,B] approxi-




1..K ∈ H3K and
PSK 〈h11..K ; h21..K ; h31..K〉[A,B] and, as shown below, uses O(log
2 n) space and polynomial time simultane-
ously.
Complexity Analysis: Two key properties of the hash functions used in the analysis are that they: (a)
are computable in logarithmic space, and (b) can be represented using logarithmic space. The simulating
machine M ′ uses O(log2n) space to store the hash functions. Further, apart from the space used by
the verifiers in the procedures PSkCOMPUTE, PGkCOMPUTE, PS4kM1COMPUTE, and PG4kM1COMPUTE, the
machine M ′ uses O(log n) space. The verifiers in these procedures are SC2 machines that are used a
polynomial number of times independently. Note that, as in Nisan [11], the pseudorandom strings used
by the verifiers in these procedures are not stored but generated one bit at a time. Hence, the total space
used by M ′ is O(log2n). Finally, it can be checked that the machine M ′ takes polynomial time.
5.11 Proof of Theorem 9
The proof of the main theorem is an easy consequence of theorem 21 as shown below:
Let P0 be the initial configuration and Qa be the unique accepting configuration of a BPHLOGCFL
machine M on input w. The probability that M accepts w is RS[P0, Qa]. From theorem 21, we see that an




1..k ∈ H3k and PSK 〈h11..k; h21..k; h31..k〉[P0, Qa] which approximates
RS[P0, Qa] within ε. Using this approximation, an SC2 machine can decide if M accepted or rejected w
with probability at least 2/3.
6 Placing BPHLOGCFL in the NC hierarchy
As the case for BPHL, the class BPHLOGCFL can be shown to be included in NC2.
Theorem 29 BPHLOGCFL ⊆ NC2
Proof Let PHLOGCFL denote the class of languages accepted by unbounded error such machines
PAuxPDA with logarithmic space-bound and polynomial time-bound. These are machines that accept
strings whose acceptance probability is greater than 12 . Macarie and Ogihara [8] studied unbounded
error classes using different variants of the PAuxPDA model and, among other results, showed that
PHLOGCFL = GAPLOGCFL. Here GAPLOGCFL is the class of functions that are expressible as the difference
of two ]LOGCFL functions. Since GAPLOGCFL ⊆ TC1 ⊆ NC2 [20, 1], and since BPHLOGCFL ⊆ PHLOGCFL,
it follows that BPHLOGCFL ⊆ GAPLOGCFL ⊆ TC1 ⊆ NC2.
In this section, we present a circuit-based proof of the result that PHLOGCFL ⊆ GAPLOGCFL.
Let M be a PHLOGCFL machine and let t denote its time bound. Let w be an input to M , p(M,w) be






From M and w, a uniform family of circuits, say {Gt} (here t is the time bound on M), and an input
x can be constructed such that the number of accepting parse-trees, NAT (Gt, x) of Gt is the same as the
number of accepting paths of M on w [1, 9, 20].
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Therefore, p(M,w) = NAT (Gt,x)2t .
Let At be the arithmetic version of Gt obtained by replacing the Boolean operations OR and AND by
the arithmetic operations PLUS and MULT respectively. Then, it is well-known that the output of At on x
is the number of accepting parse-trees of Gt on x. That is, At computes a function in ]LOGCFL. Let Bt be
a semi-unbounded fan-in arithmetic circuit that computes 2t−1. Clearly, the function computed by Bt is in
]LOGCFL. The conclusion follows since testing if p(M,w) > 12 is equivalent to testing if the GAPLOGCFL
function NAT (Gt, x) − 2t−1 is greater than 0.
6.1 Open questions
The new classes in this paper can be characterized in terms of log space probabilistic Turing machines
with polynomial size proofs. Our results show that the derandomization result of Nisan [11] and the result
showing that BPHL is in NC2 [3, 2] apply, more generally, to machines with polynomial proof size.
In a similar vein, it would be interesting to study generalizations such as the ones below of other
known results about probabilistic log space classes: (a) the generalization of the result in [16] that
BPHL ⊆ DSPACE(log3/2n) to BPHLOGCFL; (b) the analog of the recent time-space trade-off result in [4]
(c) the power of read-once access to random bits versus multiple access (as in [12]); and (d) the relation-
ship between RHLOGCFL and LOGDCFL (analogous to the relationship between RHL and DSPACE(log n)).
It would also be interesting to study the relationships among probabilistic log space classes and the ones
considered in the paper.
From an algorithms perspective, it would be interesting to identify: (a) natural problems that are in
BPHLOGCFL that can be derandomized using this approach (analogous to Sivakumar’s list [17] for BPHL);
(b) promise problems that are complete for these classes (as in Reingold et. al [13]).
Another direction is to identify and study natural mathematical structures that capture the computa-
tions in the considered classes analogous to finite Markov chains that capture computations in probabilistic
log space classes.
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